

Design of Power and Area Efficient Approximate Multipliers

T Pooja

MTech Student, Department Of ECE, VLSI System Design, Avanathi Institute of Engg. & Tech., India.

Email: poojahoney2025@gmail.com

Dr. S. Kishore Reddy

Associate professor, HOD, Department Of ECE, VLSI System Design, Avanathi Institute of Engg.&Tech., India.

Email: kishorereddy416@gmail.com

Abstract- Compression of data is a common practise in the signal - processing & digital image analysis fields, and is often employed for multimedia & image processing purposes. Approximate computation is a prominent design approach in arithmetic. New high-speed areas may be opened up by high-speed multimedia applications. Error-tolerant circuits that use approximate computations. At the same time, these applications give great production at a reduced cost of accuracy. In addition, the system's complexity is reduced as a result of their implementations. Power consumption and latency in the system's architecture are the main factors. It is proposed that two compressors be designed and analyzed that have smaller size, less delay, and more power than the present systems, all while maintaining precision that is equivalent to the current systems. All designs were tested and forecasted on area, delay, power (PDP), Margin Of error (ER), Range of Error (ED), & Accurate Output Count (AOC) before being implemented in 45 nm CMOS technology (the AOC). In comparison to an exact 4:2 compressor, the suggested 4:2 compressor with approximation has an overall decrease of 56.80 percent and 57.20 percent Power and delayed reduction of 73.30 percent Dadda multipliers of 8×8 and 16×16 are used in the suggested compressors. There's a comparable level of precision in these multipliers compared to current technology. Image smoothing & propagation are two examples of error-tolerant applications that will benefit from the architecture now under consideration.

Keywords- Signal – processing, Digital image analysis, Multimedia, Error tolerant, AOC, CMOS.

1. INTRODUCTION

Exact computing units aren't necessarily essential in applications like data mining and multimedia signal processing. They may be substituted with a similar item. Research into error-tolerant applications using approximation computation is on the increase. These applications rely heavily on adders and multipliers.

In digital signal processing, approximate complete adders are suggested at the transistor level. Partial product accumulation in multipliers is handled by their suggested full-adder design. The use of truncation in fixed-width multiplication designs is common to simplify the circuitry. In order to compensate again for quantization error induced by the reduced portion, a variable correction component is added.

Accumulation of bits is critical in terms of power usage when using approximation methods in multipliers. If the least relevant bits of the inputs can be trimmed, then partial products may be formed in order to decrease hardware complexity. In partial product accumulations, the suggested multiplier saves just a few adder circuits. A partial product reduction tree of four 8×8 Dadda multiplier variations is given and applied with two types of roughly 4:2 compressors. Mean relative error (MRE) is greatly affected by the suggested compressors in that they produce nonzero output for zero-valued inputs, which is a severe negative. In this brief, an estimated design is presented to address the current issue. As a result, accuracy is improved. When a segment multiplier (SSM) is used, the leading 1 bit of each operand is used to generate an output of m-bit segments. Then, instead of $n \times n$ multiplication, $m \times m$ multiplication is used. A partial product perforation (PPP) multiplier in an n-bit multiplier omits subsequent partial products beginning at position j, where $j \in [0, n-1]$ and $k \in [1, \min(n-j, n-1)]$. Multiplying an element in the Karnaugh map by 2 is used as a building block to produce 4×4 and 8×8 multiplications. Power-efficient Wallace tree multipliers might benefit from an inaccurate counter design. The multiplier partial product accumulation is handled by a new approximation adder. Compared to an accurate multiplier, a 16-bit

approximation multiplier achieves a 26% decrease in power.

Voltage over-scaling (VOS) is used to approximate an 8-bit Wallace tree multiplier. Errors may be caused by lowering the supply voltage, which produces routes that do not match delay restrictions. In the past, logic complexity reduction has been achieved by simply applying approximation adders and compressor to the partial products. Various probabilities are included into the partial products in this short. Systematic approximation is used to examine the likelihood statistics of the changing partial products.

Approximation is suggested using half-adder, full-adder, and 4-2 compressors. The complexity of the arithmetic units has been lowered, but the error value has also been taken into consideration. Systemic approximation improves accuracy, while lower logic architecture of approximation arithmetic units reduces power and area consumption. Image processing applications benefit from improved peak signal-to-noise ratio (PSNR) values achieved by the suggested multipliers over previous designs. The arithmetic separation between a proper output and an approximation output for just a given input may be characterised as the error distance (ED).

In order to assess and normalise approximation adders, It is argued that ED (NED) is a virtually invariant metric regardless of the approximate circuit's dimensions. For both current and proposed multiplier designs, the conventional error analysis, MRE, is discovered Here are the sections of this brief. Section II lays forth the architecture that is being suggested. Design & error metrics of proposed and current approximation multipliers are examined extensively in Section III. An image processing programme uses the suggested multipliers, and results are shown in Section IV. Finally, Section V wraps things off here.

2. LITERATURE SURVEY

A. Approximate Adders for approximate multiplication

Document It's becoming more difficult for CMOS technology to keep up with the demands of future applications. This gap may be narrowed greatly with the help of numerous viable design methods. Accurate computation is one of them, although it has received the most attention in recent years. Accuracy is sacrificed for speed and energy efficiency in approximation computing, which harnesses the inherent fault of applications and provides highly energetic hardware and software implementations

(e.g., performance and energy). There has been a lot of study on approximate computing over the last decade, but much of it has focused on adders, which are hardware abstractions. There is a comparative study of the current state of the art in approximation adders. Both traditional design measurements and approximation computing metrics are available for comparison.

B. Approximate Compressors for Multiplication

At the nanometer scale, approximate computing is a promising paradigm for digital processing. For computer arithmetic designs, inexact computing is especially intriguing. In order to be used in a multiplier, the authors discuss the study and construction of two novel compressors with an approximate 4-2 compression ratio. In order to fulfil circuit-based figures of merit, these designs depend on various compression characteristics that allow imprecision in calculation (measured by error rate and so-called normalised error distance) to meet (number of transistors, delay and power consumption). A Dadda multiplier may be multiplied using four distinct techniques for using the suggested approximation compressors. Applicability of the approximation multipliers towards image processing is shown in a series of simulations. There are substantial decrease in power consumption, delay and number of transistors compared to that of an exact design; two of the suggested multiplicand designs provide performance of the system for image multiplication to respect to average normalised error distance as well as peak signal-to-noise ratio (and over 50dB again for considered image examples).

C. Approximate Wallace-Booth Multiplier

The potential benefits of improved performance and reduced power consumption offered by approximate and inexact computing have lately gained a lot of attention. There are three parts to this approximation multiplier: a Booth encoder, a 4-2 compressor, and an approximation tree structure. For 8x8, 16x16, & 32x32-bit signed multiplication schemes, the approximate design is built and tested. This paper presents and discusses simulation findings for 45 nm technology. The suggested approximate multiplier produces considerable improvements in energy usage, latency, and combined metrics when compared to an accurate Wallace-Booth multiplier and other approximate multipliers available in the technical literature. These findings support the feasibility of the concept as presented.

D. Two variants of approximate multipliers

For error-tolerant applications, approximate computing may reduce design complexity while increasing performance and power efficiency. A novel method for approximating multipliers is explored. Probability terms may be

added by altering the multiplier's partial products. The chance of accumulating changed partial products has an effect on the logic complexity of approximation. Two different kinds of 16-bit multipliers make use of the suggested approximation. The results of the synthesis show that two suggested multipliers save 72 percent and 38 percent of the power of an exact multiplier, respectively. When compared to other approximation multipliers, they are more precise. Image processing is used to test the suggested multipliers, and one model gets the best peak signal power of all of them.

Energy-constrained devices are increasingly being required to serve a wide range of digital signal analysis (DSP) and classifying applications. Such applications often use fixed-point arithmetic to execute matrix multiplications while allowing for certain computational mistakes. As a result, multiplication efficiency must be improved. Finally, the exhibited computational mistake has no significant influence on DSP quality or classification accuracy.

3. EXISTING METHOD

A redundant binary (RB) format may be utilised to create high-performance multipliers because of its flexibility and carry-free addition. The traditional RB multiplier adds an extra RB partial product (RBPP) row, since an error-correcting word (ECW) is produced both by the radix-4 Modified Booth encoding (MBE) or the RB encoding. For the MBE multiplier, this means an extra RBPP accumulation step. To save one RBPP accumulation step, a novel RB altered bits generator (RBMPPG) has been developed in this study. RBMPPG is less wasteful than RB MBE multiplier because it creates fewer incomplete product rows. When the length of each multiplier operand is at least 32 bits, simulation findings demonstrate that the proposed RBMPPG-based designs greatly lower area and power consumption; these reductions over earlier NB multiplier designs result in a minor latency gain (approximately 5 percent). The suggested RB multipliers may minimise the power-delay product by up to 59 percent when compared to current RB multipliers.

Exact computing units aren't usually required in applications that can tolerate mistake, including multimedia signals processing and data mining. They may be substituted with a similar item. Research into error-tolerant applications using approximation computation is on the increase. These applications rely heavily on adders and multipliers. In digital signal processing, approximate complete adders are suggested at the transistor level. Partial

product accumulation in multipliers is handled by their suggested full-adder design. The use of truncation in repaired multiplier designs is common to simplify the circuitry.

In order to compensate again for quantization error induced by the reduced portion, a variable corrective term is added. Accumulation in partial products is critical in terms to power usage when using approximation methods in multipliers. If the least relevant bits of the inputs can be trimmed, then partial products may be formed in order to decrease hardware complexity. In the past, logic complexity reduction has been achieved by simply applying approximation full adder and compressors to the bits. Various probabilities are included into the partial products in this short. Systematic approximation is used to examine the likelihood statistics of the changing partial products. Approximation is suggested using half-adder, full-adder, & 4-2 compressors. The complexity of the arithmetic units is lowered, but effort is also made to ensure that the error value is kept low. Systemic approximation improves accuracy, while lower logic architecture of approximation arithmetic units reduces power and area consumption. Image processing applications benefit from improved peak signal-to-noise ratio (PSNR) values achieved by the suggested multipliers over previous designs. The mathematical distance between a proper output and an approximation output for an input signal may be characterised as the error distance (ED). Approximate adders are assessed, and a virtually invariant measure called normalised ED (NED) is suggested. For both current and proposed multiplier designs, the conventional error analysis, MRE, is discovered

Exact computing units aren't necessarily essential in applications like data mining and multimedia signal processing. They may be substituted with a similar item. Research into error-tolerant applications using approximation computation is on the increase. These applications rely heavily on adders and multipliers.

There are many different ways to express a binary number in the RBR system, which employs more bits than is necessary to represent one binary digit. In contrast to other binary numeral systems, such as two's complement, RBRs employ two bits for each digit instead of the normal one. As compared to ordinary binary representation systems, the RBR has a wide range of characteristics. RBRs are useful since they eliminate the need for a traditional carry in addition. The Rosberg makes bitwise logical operations slower when compared with untreated representation, but when the bit width is increased, arithmetic operations are quicker. Typically, each digit has a sign that is distinct from the sign of a number it represents. RBR is indeed a signed-digit form when the digits include signs.

An RBR is just a mechanism for notating location values. An RBR employs a pair or bits to represent a digit, which means that for every digit, an RBR needs two bits. Using a translation table, the value of a redundant digit may be determined. In this table, each possible pair or bits is represented by its numerical value.

The integer value of a particular representation is indeed a weighted summation of the digits, much as in traditional binary representation. Starting with the rightmost position, the weight increases by two for each subsequent position. Negative values are usually permitted in RBRs. If a redundantly recorded number is positively or negatively, there is no single message bit that identifies the difference between them. Integers may be represented in an RBR in a variety of ways.

Non-adjacent form & two's complement are prominent possibilities for the "canonical" form of an integer.

A. Modified Booth encoding

Two signed binary values in 2's complement notation are multiplied using Booth's multiplication method. In 1950, while working on diffraction at Birkbeck University in Bloomsbury, London, Andrew Donald Booth came up with the algorithm. Algorithm for shifting was developed by Booth, who utilised desk computers that were more efficient in shifting than at adding. In the field of computer architecture, Booth's method is of interest.

An implicit bit underneath the most significant bit, $y_{-1} = 0$, is examined using Booth's procedure for the N-bit multiplication Y in sign two's complement form. Bits y_i and y_{i+1} are examined for every bit y_i , scale from zero to $N - 1$ for i . The product accumulation P remains unaffected if these two items are equivalent. The multiplicand times 2^i is given to P when y_i is zero or one, and the multiplicand times 2^i is removed from P when y_i is one or zero. The signed product is P's ultimate value.

However, the representations of a multiplicand & product are not defined and may be any number system that allows the addition and subtraction of numbers; as is the case with the multiplier. The sequence of the stages is left to the reader's imagination, as indicated before. This is usually done by shifting the P accumulator rightward in small stages, beginning at $I = 0$, and then working its way up from there, starting with the lowest N bits of P. Then, the multiplying by 2^i is often substituted. In terms of these specifics, there are several modifications and optimizations available.

Strings of 1s inside the multiplier are typically characterised as being converted to high-order+1 and low-order-1 at the endpoints of the string using this process. In this case, there is no elevated +1 and

the total consequence is that the appropriate value is interpreted as negative.

Step 1: Booth Encoder and Partial Product Generator stage (BEPPG stage): The partial product generator's efficiency is influenced by the booth encoder. The cost, performance, & energy usage of the RB summation tree or the multiplier everywhere are affected by the number of bits that may be avoided at this step. There are 16 CRBBE-4 slices used to regulate the multiplier in stage one. There is a five-fold increase in difficulty. Shifting and selecting the multiplicand bits results in 16 rows of RBPPG partial products.

Step 2: Redundant Binary Adder summing tree stage (RBA summing stage): A total of 128 bits are generated by the partial products. There are four Redundant Binary Adders (RBAs) that add these bits together: 1, 2, 3, and 4. Blocks of 128 bits each had been created using RBA.

Step 3: Redundant binary to NB conversion stage (RB-to- NB stage): The final aggregate result is converted to NB representation using an RB-NB converter. It is possible to do the conversion in groups of successive digits based on their arrival time due to the uneven delay pattern of the final Rbs result bits An RBA tree summation may be used to assess the carry production of the following set of digits because the summing results do not affect the carry generation.



Fig 3.1: Block Diagram 8*8 bit High Performance Redundant Binary Multiplier

When two binary integers need to be multiplied, a binary multiplication is a digital electrical circuit, such as a computer. Binary adders are used to construct it.

A digital multiplier may be implemented using a number of computer arithmetic approaches. In most cases, a collection of partial products is computed, and then the partial products are added together. A base-2 (binary) numeral system has been adapted from the one taught to primary school pupils for lengthy multiplication on base-10 integers.

A student apprentice and then a research engineer, Arthur Alec Robin worked at English Electric Ltd. from 1947 until 1949. During this time, he also

worked on the early Marking 1 computer's hardware multiplier as part of his PhD studies at university of Manchester. [3] Most microcomputers did not get a multiply instruction till the late 1970s, which is why programmers devised a "multiply procedure" (typically implemented using loop unwinding) that continually shifted and accumulated incomplete results. Even though mainframe computers featured "multiply routines," they were just shifts and additions disguised as "multiply instructions."

Similarly, there was no multiply instruction in early microprocessors. There are at least two "improved" 8-bit microprocessors that have a multiply instruction, both of which were released in the 1980s, one of which was developed by Intel and was known as the MSC-51 family; the other was developed by Motorola and was known as the 6809; the advanced Atmel AVR 8-bit microcontroller can be found on ATmega, ATTiny & ATXMega microcontrollers.

To avoid reusing a single adder for each processing element one at a time, more transistors per board became accessible owing to larger-scale integration, making it feasible to place enough adders on one chip to total all the intermediate results at once.

The designers of early digital signal processors sacrificed a lot of chip space in addition to making the multiplication as fast as feasible; a solitary multiply-accumulate unit frequently utilised up most of the chip surface.

4. PROPOSED METHOD

Digital filters play a critical role in DSP. DSP's popularity is mostly due to its ability to perform at such a high level. Separation and restoration are the two primary functions of a filter. When the signal is tainted by interference, noise, or other signals, signal separation is required. Consider, for example, an EKG gadget for monitoring a baby's cardiac activity while still in the womb. The mother's breathing and pulse will likely distort the raw signal. These signals must be filtered out so that they may be evaluated separately. When a signal has been distorted in some manner, signal restoration is utilised. It's possible to improve an audio recording that was recorded with low standards by filtering it. Using a lens that is not properly focused or a camera that is shaken is another example. Analog or digital filters may be used to combat these issues. What's the best one? There is a wide dynamic range in the amplitude and frequency response of analogue filters. In contrast, the performance levels that may be obtained with digital filters are much better. Filters that use digital technology can outperform analogue ones by a factor of a thousand times. Filtering issues may now

be tackled in a whole new way thanks to this discovery. There are a number of restrictions with analogue filters, such as a lack of precision in resistors and capacitor stability. Digital filters, in contrast, are so excellent that the filter's performance is often neglected. The focus now moves to the signal's inherent limits and theoretical difficulties surrounding its manipulation. In many digital signal processing (DSP) techniques, a variable is multiplied by a set of known constant coefficients. Multiplication is the most costly operation in DSP algorithms when compared to other frequent operations such as addition, subtraction, delay elements, etc. It's a trade-off between the quantity of silicon in the integrated circuit and how quickly the calculation can be done. Due to the fact that each operation must be performed within the same period of time, multiplication uses more logic resources than most other operations, even if the same number of logic resources are available. Any time you want to multiply two different variables, you'll need a generic multiplier. It is possible to use binary multiplication's features when multiplying by a known constant, such that we end up with a less costly logic circuit that is functionally similar to merely asserting the constant on a general multiplier. Because multiplication is costly, employing a cheaper solution for merely multiplication might result in considerable savings when looking at the full logic circuit. According on the application, multiplication may be the primary operation.

Throughout this thesis, we will suggest a number of algorithms that can be executed in software, but the solutions they provide allow for efficient hardware implementation of constant coefficient multiplication. Algorithms like this look for suitable hardware realisations based on a set of constant coefficients.

It is suggested that the proposed & existing approximation multipliers have their design and performance metrics thoroughly analysed and analysed. Image processing applications make use of the suggested multipliers, and the results are shown. Implementing multipliers involves three steps: creating partial products, creating a reduction tree from those partial products, and then combining those reduction tree sums and carry rows into a final result. The second phase is more demanding on the battery. The reduction tree step is when approximation is used in this short.

The second phase is more demanding on the battery. The reduction tree step is when approximation is used in this short. Using an 8-bit unsigned1 multiplier, the suggested approach for approximating multipliers is shown. Let $_7m=0$ and $_7n=0$ be two 8-bit unsigned input operands.

An example of an am,n partial product is mmin. As shown in Fig. , an AND operation here between bits of n and m produces the result. Signed multiplication, including Booth multipliers, may use the suggested approximation approach, but sign extension bits cannot.




Figure 4.1: Transformation of generated partial products into altered partial Products.

The probability of am,n is 1/4, statistically speaking. Signals for transmission and generation are built by combining am,n and am,m in columns using more than three partial products (1). Modifications to the PM,n and gm,n used to generate and send the signal have also been made. When bits am and an are exchanged for pm and gm, column 3 (with a weight of 23) becomes column 11 (with a weight of 211). See Figure 1 for an illustration of this partial product matrix. In Figure 1 we see both the initial partial product matrix and the transformed version. (1)

The chance of the modified partial product gm is 1/100, which is quite low in comparison to am,probability n's of 1/16. It is one-eighth as likely for pm,n to be one if it is an altered partial product, compared to the probability of gm,n. These factors are taken into account while approximating the modified partial product matrix.

In embedded system designs, power consumption and runtime management have always been at the forefront of difficulties. Image and video processing are common uses for digital signal processing methods, which are often implemented in embedded systems despite their computational demands. The time and power constraints of embedded systems may be satisfied with a specialised hardware implementation of the relevant algorithms. Multiple constants are multiplied by a variable in the centre of many of these methods (digital filtering, image processing, linear transforms, etc.). It is possible to significantly enhance the performance of the design in terms of characteristics like area and power

consumption by focusing on optimising these multiplications. Multiple constant multiplication is the term for this kind of issue (MCM).

Two approaches to solving the MCM issue are the graph dependency algorithm and the common sub-expression elimination (CSE) methodology.

In this study, we examine the issue of quickly calculating a multiplier-less set of products $t_i x$, for $i = 1, \dots, n$, of a variable x with multiple known fixed-point constants t_i . The term "multiple constant multiplication" describes this situation (MCM). Hardware implementations of, say, filters or transformations for digital signal processing, may greatly benefit from avoiding the use of expensive multipliers. However, in software implementations, it may also be useful to substitute constant adds and shifts for constant multiplications. For embedded processors, which may not even contain a multiplication unit, performance improvement may be necessary, since integer multipliers often have much lower throughput than adders. In the realm of computer mathematics, the MCM issue is perhaps one of the most basic challenges.

For the MCM issue, we provide a brand-new algorithm. As measured by the number of adds and subtractions required to arrive at a solution, our method consistently produces results that are superior than those obtained by any of the previously reported algorithms. The new algorithm also has a wider range of potential uses. We first provide a more thorough introduction to the subject at hand in order to more clearly clarify our contribution and place it in the context of prior work.

A. Single Constant Multiplication (SCM)

Binary shifts, additions, and subtractions may be used to break down the multiplication $y = tx$ of a variable x by a given integer or fixed-point constant t . It is proved in [Cappello and Steiglitz 1984] that the issue of finding the decomposition with the fewest number of operations, known as the single constant multiplication (SCM) problem, is NP-complete. Because a fixed-point multiplication is similar to a multiplier by an integer followed by a right shift, we may assume without loss of generality that the constants are integers. Although similar, the SCM issue is not the same as the additive chain issue [Knuth 1969], which involves simply adds to multiply a constant by that value. The issue and the approaches to fixing it are both fundamentally changed when shifts are allowed.

Decomposing the division into adds and shifts is as simple as translating 1s in the binary of the constant t into shifts and adding up the shifted inputs. For $t = 71$, for instance, three additions are needed: $71x = 1000112x = x 6 + x 2 + x 1 + x$. By converting zeroes to shifts and deducting from the nearest constant made up entirely of ones (i.e., of the type $2^n - 1$), the

multiplication may be broken down into operations similar to addition and subtraction.

The formula for $71x$ is: $71x = 1000112x = (x \ 7 \ x) \times 5 \times 4 \times$ Combining the best features of the two approaches leads to a solution that requires $2b + O(1)$ additions and subtractions, where b is the bitwidth of t , in the worst and average cases, respectively.

The canonical signed digit (CSD) form [Avizienis 1961] of a number permits negative digits 1, making it a superior digit-based technique for decomposing into addition and subtraction. When CSD is used, the above example may be simplified to require only two addition and subtraction operations instead of three.

$$x6 + x3 - x1 = 1001001\text{CSD}x = 1000112x$$

The average case cost is now $3b + O(1)$ with CSD, whereas the worst case cost is still $2b + O(1)$ [Wu and Hasan 1999].

Since the worst-case and average costs of CSD are unknown, it is not possible to determine whether or not it provides the best breakdown in terms of add/subtract operations. To determine the best decompositions for constants as large as 12 bits in size, [Dempster & Macleod 1994] developed a search method that performs a comprehensive search. The authors further demonstrated that shifts of no more than $b + 1$ are sufficient to provide excellent solutions for 12 bit constant. And now [Gustafsson et al. 2002] have expanded their work to constants as large as 19 bits, and once again, they get optimum answers independent of shift limits. As illustrated in Fig. 1, the optimum decomposition looks to have an asymptotic better cost than $O(b)$, while the exponential worst case cost is still an ongoing research subject. The average number of additions and subtractions (y-axis) for 300 evenly distributed random constants with bitwidths ranging from 2 to 19 is shown to facilitate comparisons between the three decomposition techniques (x-axis).

Figure 1: 45-times multiplication with 3 adds and subtractions (CSD, top) and 2 adds and subtractions (bottom) (optimal, bottom). The nodes indicate addition and subtraction with output labels, while the edges represent transformations with scaling labels (a 2-power). If the scale is negative, then the operation being done is a subtraction.

that the CSD de-composition is inefficient and that the optimum decomposition employs a different graph topology. Intuitively, digit-based approaches like CSD provide unsatisfactory results since they only evaluate one kind of graph topology. On the other hand, while looking for optimum decompositions, the exhaustive search techniques

described in [Dempster and Macleod 1994; Gustafsson et al. 2002] take into account all conceivable graph topologies.






Figure 4.2: 45-times multiplication with 3 adds and subtractions (CSD, top) and 2 adds and subtractions (bottom) (optimal, bottom). The nodes indicate addition and subtraction with output labels, while the edges represent transformations with scaling labels (a 2-power). If the scale is negative, then the operation being done is a subtraction.

5. SIMULATION RESULTS

RTL



INTERNAL BLOCK DIAGRAM



Area

Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of 4 input LUTs	155	5,312	1%	
Number of occupied Slice	87	4,688	1%	
Number of Slices containing only related logic	87	87	100%	
Number of Slices containing unrelated logic	0	87	0%	
Total Number of 4 input LUTs	155	5,312	1%	
Number of bonded IOBs	32	232	13%	
Average Fanout of Non-Cook Nets	3.29			

Delay

```


-----
Total                21.286ns (12.872ns logic, 8.414ns route)
                    (60.5% logic, 39.5% route)
-----

Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.21 secs
    
```

Power

On-Chip Power (W)		Used	Available	Utilization (%)	Supply Summary			Total	Dynamic	Quiescent
Logic	Signals	Power (W)	Power (W)	Utilization (%)	Source	Voltage	Current (A)	Current (A)	Current (A)	Current (A)
Logic	0.000	155	5312	2	Vccint	1.200	0.026	0.000	0.026	0.000
Signals	0.000	167	---	---	Vccaux	2.500	0.018	0.000	0.018	0.000
Power	0.000	32	232	14	Vccaux	2.500	0.002	0.000	0.002	0.000
Leakage	0.001	---	---	---						
Total	0.001	---	---	---						

Simulation



CONCLUSION

Using signals generated and propagated, this paper proposes efficient approximation multipliers. A basic OR gate is used to create changed partial products for approximation. Half-adder, full-adder, and 4-2 compressors are all recommended to minimise the leftover partial products in the final product. In Multiplier1, approximations are applied to all n bits, but in Multiplier2, they are applied just to the n-1 least significant bit. The space and power consumption of Multiplier1 and Multiplier2 are significantly reduced compared to exact designs. Both Multiplier1 and Multiplier2 save 87 and 58 percent, respectively, from accurate multipliers in APP compared to previous approximation solutions. When compared to previous approximation multiplier designs, they are proven to be more precise. Using the suggested multiplier designs, output quality may be maintained while substantial power and space are saved.

REFERENCES

[1] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, “Low-power digitalsignal processing using approximate adders,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp. 124–137, Jan. 2013.

[2] E. J. King and E. E. Swartzlander, Jr., “Data-dependent truncationscheme for parallel multipliers,” in Proc. 31st Asilomar Conf. Signals, Circuits Syst., Nov. 1998, pp. 1178–1182.

[3] K.-J. Cho, K.-C. Lee, J.-G. Chung, and K. K. Parhi, “Design low-error fixed-width modified booth multiplier,” IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 522–531, May 2004.

[4] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, “Bio-inspiredimprecise computational blocks for efficient VLSI implementation ofsoft-computing applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 4, pp. 850–862, Apr. 2010.

[5] A. Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design andanalysis of approximate compressors for multiplication,” IEEE Trans.Comput., vol. 64, no. 4, pp. 984–994, Apr. 2015.

[6] S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, “Energy-efficient approximate multiplication for digital signal processingand classification applications,” IEEE Trans. Very Large ScaleIntegr. (VLSI) Syst., vol. 23, no. 6, pp. 1180–1184, Jun. 2015.

[7] G. Zervakis, K. Tsoumanis, S. Xydis, D. Soudris, and K. Pekmestzi, “Design-efficient approximate multiplication circuits through partialproduct perforation,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 10, pp. 3105–3117, Oct. 2016.

[8] P. Kulkarni, P. Gupta, and M. D. Ercegovac, “Trading accuracy forpower in a multiplier architecture,” J. Low Power Electron., vol. 7, no. 4, pp. 490–501, 2011.

[9] C.-H. Lin and C. Lin, “High accuracy approximate multiplier with errorcorrection,” in Proc. IEEE 31st Int. Conf. Comput. Design, Sep. 2013, pp. 33–38.

[10] C. Liu, J. Han, and F. Lombardi, “A low-power, high-performanceapproximate multiplier with configurable partial error recovery,” in Proc. Conf. Exhibit. (DATE), 2014, pp. 1–4.